Abstract-For anti-fuse or flash-memory-based field-programmable gate arrays (FPGAs), single-event transient (SET)-induced faults are significantly more pronounced than single-event upsets (SEUs). While most existing work studies SEU, this paper proposes a retiming algorithm for mitigating variational SETs (i.e., SETs with different durations and strengths). Considering the reshaping effect of an SET pulse caused by broadening and attenuation during its propagation, SET-aware retiming (SaR) redistributes combinational paths via postlayout retiming and minimizes the possibility that an SET pulse is latched. The SaR problem is formulated as an integer linear programming (ILP) problem and solved efficiently by a progressive ILP approach. In contrast to existing SET-mitigation techniques, the proposed SaR does not change the FPGA architecture or the layout of an FPGA application. Instead, it reconfigures the connection between a flip-flop and an LUT within a programmable logic block. Experimental results show that SaR increases mean-time-to-failure (MTTF) by 78% for variational SETs with a 10-min runtime limit while preserving the clock frequency on ISCAS89 benchmark circuits. To the best of our knowledge, this paper is the first in-depth study on FPGA retiming for SET mitigation.
Abstract-For anti-fuse or flash-memory-based field-programmable gate arrays (FPGAs), single-event transient (SET)-induced faults are significantly more pronounced than single-event upsets (SEUs). While most existing work studies SEU, this paper proposes a retiming algorithm for mitigating variational SETs (i.e., SETs with different durations and strengths). Considering the reshaping effect of an SET pulse caused by broadening and attenuation during its propagation, SET-aware retiming (SaR) redistributes combinational paths via postlayout retiming and minimizes the possibility that an SET pulse is latched. The SaR problem is formulated as an integer linear programming (ILP) problem and solved efficiently by a progressive ILP approach. In contrast to existing SET-mitigation techniques, the proposed SaR does not change the FPGA architecture or the layout of an FPGA application. Instead, it reconfigures the connection between a flip-flop and an LUT within a programmable logic block. Experimental results show that SaR increases mean-time-to-failure (MTTF) by 78% for variational SETs with a 10-min runtime limit while preserving the clock frequency on ISCAS89 benchmark circuits. To the best of our knowledge, this paper is the first in-depth study on FPGA retiming for SET mitigation.
Index Terms-Field-programmable gate arrays (FPGAs), retiming, single-event transients.
I. INTRODUCTION
A GGRESSIVE scaling of CMOS technology makes field-programmable gate arrays (FPGAs) increasingly susceptible to single-event effects. Specifically, the heavy ions in cosmic rays may cause single-event upsets (SEUs) in data latches and configuration bits. In addition, these ion strikes result in single-event transients (SETs) in both combinational logic and global clock lines, which can alter the functionality of a circuit. The effect of SET-induced faults is frequency-dependent [1] - [20] , i.e., a higher frequency leads to a higher probability of an SET-induced fault. Therefore, the impact of SETs becomes increasingly pronounced for high-performance FPGA applications [21] . In this paper, we focus on SET mitigation on anti-fuse or flash-based FPGAs [22] where SEUs are less significant because the anti-fuse or flash-memory in them have virtually no SEUs for configuration bits, which is the primary soft error source in SRAM-based FPGAs [23] .
In the past decade, various SEU mitigation techniques for FPGAs have been studied [23] - [34] . [35] uses retiming technology to harden the circuit for SEU as well as improve testability. However, because of the inherent difference between SEU and SET-induced faults, specific techniques for SET mitigation are needed. For example, one SET may cause multiple consequent faults, which may invalidate triple modular redundancy (TMR), one of the most popular fault-tolerant techniques for FPGAs. Most of the existing SET mitigation techniques-e.g., dual interlocked cells (DICE) [29] , temporally redundant latches [36] , and register hardening or selections [37] , [38] -use modified latching structures to prevent the propagated SET from being latched. In addition, device and architecture cooptimization [3] has been studied. Unfortunately, the above techniques require modification of FPGA architectures and may introduce area, performance and power overhead. Moreover, strikes by ions with different energies may result in different signal pulse shapes (called "variational SETs" in this paper) and the tolerance of a wide spectrum of ion strikes therefore requires significantly more overhead. For example, to deal with variational SETs using the transistor sizing technique, nearly the 50% of gates need to be sized up, resulting in an overhead of roughly 90%, 77%, and 7% for area, power, and delay, respectively. for ASIC [39] . No in-depth techniques for dealing with variational SETs in FPGAs has been presented. This paper proposes an SET-mitigation technique, which we refer to as "SET-aware retiming" or SaR, that is complementary to existing methods. Performed in the postlayout CAD stage for FPGA-based applications, our SaR redistributes combinational paths and minimizes the possibility of an SET-induced pulse being latched. The key enabler of SaR is to build a link between the following two factors: a) circuit topology and b) broadening and attenuation effects during the propagation of an SET-induced signal pulse along combinational paths. A necessary and sufficient condition is presented to characterize the SET-immune circuit topology. Based on this condition, SaR is formulated as an integer linear programming (ILP) problem solved efficiently by a progressive ILP approach. We also consider variational SET pulses with different initial shapes. Note that most of the existing retiming algorithms only minimize clock period and [40] considers the constraints inside the range of the shortest and longest paths to satisfy the setup and hold time. These existing retiming algorithms cannot be applied for variational SET mitigation, however, since this problem essentially maximizes the number of paths outside the range defined by the shortest and longest paths.
Compared with existing SET mitigation techniques, SaR has a number of unique features. First, it does not require modification of the FPGA architecture since it is performed at the compilation time from an FPGA-based design. Also, SaR does not change the layout except reconfiguring the connection between LUTs and FFs in a programmable logic block (PLB), which leads to faster design closure. Moreover, SaR can handle variational SET-induced pulses and obtain the solution with the highest yield rate under these pulses. In experiments using ISCAS89 benchmarks [41] under 90 nm process technology, our proposed SaR increases mean-time-to-failure (MTTF) by 78% for variational SETs with a 10-min runtime limit while preserving the minimal clock period.
The remainder of this paper is organized as follows. Section II presents background and preliminaries. Section III formulates the SaR problem. Section IV describes the SaR algorithm, and Section V extends the algorithm to handle variational pulses resulting from ion strikes with different energies. Experimental results are shown in Section VI, and the paper concludes in Section VII.
II. BACKGROUND AND PRELIMINARIES

A. FPGA Architecture
Our proposed SaR is performed after placement and routing. For simplicity of presentation, we assume that our algorithm targets an FPGA architecture similar to emerging FPGAs [22] , [42] , [43] . This FPGA is an array of PLBs. A PLB has a combinational cell that contains a look-up table (LUT) and a register cell that contains two multiplexes (MUXes) and one flip-flop (FF). The configuration bits in the register cell decide if a signal goes through the FF. Specifically, if the bit is 0, the signal bypasses FF; if the bit is 1, FF is included in the data path. Note that this kind of dual-put PLBs structure enables the case which requires register-output and non register-output simultaneously. Therefore, it is not necessary to change the design layout during SaR, and it can be applied to other similar FPGA architectures.
B. In-Place Retiming Graph for FPGAs
A sequential circuit is represented by a directed graph , in which a node denotes a combinational cell such as LUT, MUX or transmission gate (TG), and an edge denotes an interconnect from node to node . Each edge is associated with a nonnegative integer weight , which represents the number of FFs on the edge. Using notations similar to Leiserson and Saxe [44] , a retiming is a relocation of FFs in circuits, given by a labeling of vertices , which represents the number of FFs moved from the fanout edges of the node to its fanin edges. The number of FFs after retiming is as follows: (1) should be nonnegative, i.e.,
With the FPGA architecture in Fig. 1 , we can model the postlayout circuit as in Fig. 2 , where a transmission gate (TG) models the interconnect between PLBs and has the delay and reshaping abilities of the interconnect. There are two kinds of edges in such a retiming graph. One is the interedge between PLBs and TGs; weight on interedges is always zero. The edge between an LUT and an MUX is called an "intra-edge", the weight of which can be zero or one; is determined by the value of MUX's configuration bit. Therefore, retiming a sequential circuit under such a retiming graph reassigns the configuration values of MUXes to change the weight on the intraedges without changing the placement and global routing (outside an PLB) after retiming.
Let denote a path from node to node . For the simplicity of presentation, we refer to the path directly as if and are irrelevant or obvious from the context. Let be the number of FFs along the path . For any pair of nodes and , let be the minimum number of FFs along any path from to . We have (3) A path is called a critical path iff . A path is critical in the retimed circuit iff , the number of FFs along after retiming, is equal to , the minimum number of FFs along any path from to after retiming. A critical path remains critical after retiming.
Since there is no more than one FF on any edge and there is always a nonnegative number of FFs along any path after retiming, a retiming is valid iff the following constraint is satisfied:
Also the following lemma holds: Lemma 1: For any pair of nodes and , and any fanout edge of , the following condition holds for any valid retiming :
C. SET Modeling
To model the effect of an SET pulse propagating through a circuit cell, each node is associated with a pair of shaping parameters . Specifically, due to the propagation-induced pulse broadening (PIPB) effect [45] and the electrical attenuation effect [46] in CMOS combinational circuits, an SET pulse with duration and strength is reshaped to the following duration and strength after passing gate :
If the duration or strength of SET is smaller than the threshold values determined by the electrical characteristics of FFs, then this pulse is not latched by any FF. For example, as shown in Fig. 3 , neither SET1 nor SET2 can be latched since the duration of SET1 is too short (i.e., timing masking [47] ) and the strength of SET2 is too weak (i.e., electrical masking [47] ).
Suppose an SET pulse occurs at node with initial duration and strength . Let and be the minimum duration and strength for a pulse to be captured by an FF. A necessary condition for a pulse to be captured by an FF located at the fanout of node is the existence of a path from to , which has no FFs and satisfies (6) Note that we apply the worst case analysis with respect to logic as we neglect logic masking effect [47] for SETs in combinational circuits.
III. PROBLEM FORMULATION
In this section, we introduce two problem formulations based on the above FPGA architecture and SET modeling.
Definition 1: Given an SET pulse and a circuit, path , which consists of a subpath and an edge , is called a faulty path iff the following conditions are satisfied.
1) , i.e., there are no FFs in path . 2) Condition (6) is satisfied for path . 3)
, i.e., there is an FF in edge . It is easy to verify that an SET pulse initiated at node can be captured at an FF in the fanout of node after its propagation along path , if the three conditions in Definition 1 are satisfied.
Definition 2: Node is a faulty node iff there is a faulty path starting from node .
Based on Definition 2, an SET pulse initiated at a faulty node can be captured by at least one FF.
Assuming that all SET pulses have the same initial dimension, the SET-aware retiming problem is formulated as follows:
Formulation 1: (Retiming for Deterministic SET): Given a retiming graph
, SET pulses all with the same initial duration and same strength , minimum duration and strength for a pulse to be captured by an FF, and a clock period constraint , an SET-aware retiming finds a retiming which minimizes the number of faulty paths (or the number of faulty nodes) for a clock period no longer than .
In reality, different SET pulses may have various dimensions due to the energy difference of the particle strikes. Therefore, the SET-aware retiming considering variational SET dimensions can be formulated as follows:
Formulation 2: (Retiming for Variational SETs): Given a retiming graph , a set of SET pulses with different initial durations, strengths and probabilities of occurrence , minimum duration and strength for a pulse to be captured by an FF, and a clock period constraint , an SET-aware retiming finds a retiming which minimizes the number of faulty paths (or the number of faulty nodes) with a clock period within . Fig. 4 shows an example to illustrate how retiming can reduce the number of faulty paths. For the simplicity of presentation, suppose each combinational block has the same and the same delay; also, each FF has the same . In addition, suppose SET pulses are identical on each combinational block (i.e., the same characteristics and probability of occurrence) and can be captured iff it is initiated at a node within 3 or 4 logic levels away from a reception FF, i.e., a combinational path with 3 or 4 logic levels satisfies condition (6) . Initially, in Fig. 4(a) , there are two faulty paths ( and ) and two faulty nodes ( and ). After retiming in Fig. 4(b) , only one faulty path and one faulty node remain. Meanwhile, the clock rate remains the same after the retiming.
Considering SET-induced faults, the full-chip reliability can be measured by either the number of faulty paths or the number of faulty nodes. Therefore, we present a uniform algorithm that can be used to minimize either of these two metrics in the next section.
IV. RETIMING FOR DETERMINISTIC SET
A. Characteristics of Faulty Paths
For a quantitative characterization, we define the potential faulty path as follows: Definition 3: Path , which consists of a subpath and an edge , is a potential faulty path iff subpath is a critical path from node to node and it satisfies condition (6) . Fig. 5 shows an example of the topologies of potential faulty paths. Particularly, there are two critical paths from node to node . Suppose that they both satisfy condition (6) and there are two fanouts of node , i.e., node and node . If any of these two fanout edges, or , contains an FF (the shadowed rectangle in Fig. 5 ), any SET pulses initiated at node can be captured by the FF. In this example, path is a faulty path but path is not. To ensure that a potential faulty path does not form a faulty path after retiming, we must guarantee that there are no FFs located at the last edge of this path. The following theorem states the sufficient and necessary condition that a path is not faulty:
Theorem 1: A potential faulty path is not a faulty path after a valid retiming iff
Proof: According to (4), for a valid retiming , is either 0 or 1. 
If
is not a faulty path, then either or . If , then according to (4 To model a potential faulty path , we introduce a binary variable, , where
The physical meaning of the variable can be interpreted as follows. If , condition (7) is satisfied and therefore no FFs are inserted in edge , which indicates that path is not a faulty path after retiming . If , there may be an FF inserted in edge of a potential faulty path because could be 1. If we minimize the sum of all over all potential critical paths, indicates that there must be an FF in edge , which can be proved by contradiction.
B. Characteristics of Faulty Nodes
Similarly, we define a faulty node below. Definition 4: Node is a potential faulty node iff there is at least one potential faulty path starting from node .
Consider the example shown in Fig. 6 . If any one of paths , or is a potential faulty path, node is a potential faulty node. Using the auxiliary variable , we can easily model the faulty potential of node as follows: (9) where means path is a potential faulty path. Intuitively, (i.e., node is a faulty node after retiming) iff there is at least one edge in a potential faulty path which contains an FF.
C. Retiming for Faulty Path Minimization
To minimize the number of faulty paths by retiming, all potential faulty paths need to be investigated. In Fig. 5 , there are four potential faulty paths, , ,
, and . In general, suppose there are critical paths from node to node and there are edges in the fanout of node , then there are potential faulty paths, where is the number of nodes in the graph. With the help of the auxiliary variable , the number of variables to characterize the potential faulty paths can be reduced to by using a weight in front of each to describe the number of critical paths from node to node . For example, in Fig. 5 , we have and for and , respectively.
The minimization of the number of faulty paths is equivalent to the minimization of the sum of over all potential faulty paths. Therefore, the overall SET-aware retiming problem can be formulated as the following ILP problem: (10) where is the set of all potential faulty paths represented by the tuples and is the retiming decision variable. Note that we relax the 0-1 integer constraint of variable in ILP (10) because the binarity of is automatically preserved as . Therefore, are all integers, and the objective function is to minimize a positive weighted sum of .
D. Retiming for Faulty Node Minimization
Using techniques similar to those presented in the previous subsection, we can minimize the number of faulty nodes by the following ILP formulation: Minimize is a critical path All other constraints in (11) Note that the first constraint in Formulation is a linear form of (9) . Again, the binarity of the 0-1 integer variable is preserved by the objective function and the binarity of .
E. Speedup by Progressive ILP
In Formulation in Section IV-C, the number of variables is dominated by the number of variables, with complexity where is the number of critical paths between two nodes. In the worst case scenario, this number will be exponential to the number of edges in the graph, and is the number of fanouts of a node. The number of constraints in is in the same order as the number of variables because the second constraint is dominant. Formulation in Section IV-D has additional constraints for increased complexity. Therefore, a straightforward solution to the ILP-based formulation presented in and might be prohibitively expensive. Below, we present a progressive retiming with improved scalability while preserving optimality. The proposed progressive retiming is a uniform approach which deals with both Formulation and Formulation . We use to represent any of these two formulations.
The complexity in Formulation is mainly caused by the enormous size of set . We propose a progressive retiming using progressive ILP to solve the above problem. is the optimal solution of and , must be the optimal solution of . Note that each iteration in the progressive retiming only takes the constraints from faulty paths generated by all the previous retiming procedures, instead of those from all the potential faulty paths. For example, for Fig. 5 contains only one tuple, i.e., , since there is only one tuple forming the faulty path under the current retiming. On the other hand, since there are two tuples forming potential faulty paths.
In the first few iterations of the progressive retiming, the number of constraints in can be much fewer than that in . During the course of the iterations, the number of constraints accumulates and becomes slower. At the end of the progressive retiming, the number of constraints in is no more than that in because topology constraints enable that certain potential faulty paths will never become a faulty 
V. RETIMING FOR VARIATIONAL SETs
In this section, we extend the proposed retiming to consider variational SETs as defined in Formulation 2. For any SET pulse with initial duration , strength and probability of the occurrence , a path is a potential faulty path iff is a critical path and the below (12) (based on (6)) is satisfied: (12) Considering the occurrence of variational pulses defined in Formulation 2, we define the weighted potential faulty path as follows:
Definition 5: Given path and different pulses , , is a weighted potential faulty path iff is a potential faulty path for at least one pulse and the weight of this path is (13) where is the set of pulses under which path is a potential faulty path.
Consider an example shown in Fig. 7 . Suppose there are two pulses, and , with occurrence probability and , respectively. Additionally, path satisfies (12) for both and , and satisfies (12) only for , i.e., can pass both paths while will be eliminated after path . Therefore, we have and . Using the concept of the weighted potential faulty path, we can minimize the number of faulty paths for variational SET pulses with the following ILP formulation for the same constraints in by changing the objective function as follows:
Minimize
All constraints from where is the set of weighted potential faulty paths.
To handle the faulty node minimization problem, we define the weighted potential faulty node as follows.
Definition 6: Node is a weighted potential faulty node iff there is a weighted potential faulty path starting from node . The weight of this node is (14) where is the set of pulses under which node is a potential faulty node and is the faulty potential of node under SET pulse which can be calculated as Using the concept of the weighted potential faulty node, we can minimize the number of faulty paths for variational SET pulses with the following ILP formulation for the the same constraints in by changing the objective function as follows:
All constraints from where is the set of weighted potential faulty paths. The progressive retiming presented in Section IV-E can be extended in a straightforward manner to solve the two formulations for variational SET pulses.
VI. EXPERIMENTAL RESULTS
A. Experimental Settings
We have implemented the proposed retiming algorithm, SaR, for fault path minimization using C++ and solved the ILP using mosek [48] . All experimental results are collected in a Linux server with an Intel Xeon 3.2 GHz CPU and 2 GB memory. The algorithms are tested using ISCAS89 benchmarks. 1 Each benchmark is first mapped to 4-LUTs using the Berkeley ABC synthesis toolset [49] . After that, placement and routing are performed using VPR [50] . In our current experiment, we target the nonclustered FPGA architecture, which is similar to the FPGA mentioned in Section II. For the simplicity of presentation, we assume in this paper that all cells of the same type have the same reshaping abilities and delay. 2 According to [51] , we consider the two most possible SETs with duration of 500 ps and 700 ps, respectively, in 90 nm process technology, and we summarize their characteristics in Table I. We have tested our proposed SaR under both deterministic and variational SETs.
is assumed in the experiments considering deterministic SET. Both and are assumed in the experiments considering variational SETs, and we assume that and have the same probabilities of occurrence. We use the PTM 90 nm model [52] to simulate the characteristics of the SET propagation in our FPGA architecture. We find that the reshaping ability of a given type of cells is practically independent of the duration and the strength of the pulses. Note that the reshaping effect is dominated by the LUT cell according to Table II , and the latching window information of FFs in 90 nm process technology 3 is also shown in Table II .
B. Solution Space Exploration
Retiming is a basic sequential circuit transformation. As stated in Section I, there are some existing retiming algorithms, such as retime for min-time, min-are, most forward, and most backward [21] . To explore the potential solution space for SET mitigation, we compare the performance among different retiming strategies. Fig. 8 illustrates faulty path reduction after min-time, min-area, forward, and backward for benchmark "s444." Similar observations also happen to other benchmarks. The results clearly show a large optimization room (around 68%) for SET mitigation, where backward retiming seems a good heuristic to reduce the faulty-path number. However, there is still a large gap (more than 2X) between backward retimed circuit and the optimal one (circuit after SaR) in terms of SET mitigation.
C. Runtime and Quality Trade-Off
To minimize the number of faulty paths, Section IV has presented two approaches, i.e., the global retiming presented in Section IV-C and the progressive retiming presented in Section IV-E. Both return optimal solutions but with different runtimes. This subsection experimentally compares these two approaches in terms of runtime. In addition, we show how to trade solution quality for runtime in order to deal with large benchmarks. Table III compares the runtime of the global retiming and progressive retiming for six benchmarks, where "-" means the ILP solver mosek could not finish within 60 h. For the first two small benchmark circuits, the progressive retiming is significantly (up 3 Typically, in the latching window of FFs is equivalent to ; in the latching window of FFs is equivalent to the threshold voltage. to 10 000 times) faster than the global one-the latter cannot finish most of the benchmark circuits. Furthermore, progressive retiming reduces the problem magnitude drastically (27 times on average). This observation confirms and approves the runtime efficiency brought by progressive ILP solving.
We also study the convergence of the proposed progressive retiming. As an example, Fig. 9 plots the remaining faulty paths number, runtime and ILP constraint number during the course of the progressive retiming for benchmark "s444." Clearly, it takes significantly longer to achieve a reduction of a few faulty paths after the first four iterations due to the enlargement of problem magnitude. Similar observations are made across all benchmarks. To achieve the best tradeoff between the runtime and quality, we use four iterations for the progressive retiming in the rest of the experiments. To further control the runtime, we set the timeout (i.e., time limit) for mosek, the ILP solver. Two sets of timeouts (10 min and 30 min) are used. When the total runtime consumed by mosek exceeds the timeout, the current best feasible solution obtained by mosek 4 will be used as the final retiming solution. Table IV compares the number of faulty paths before ("original") and after ("remaining") optimization. With the minimum clock period constraint, our proposed algorithm SaR can reduce the number of faulty paths by 49% (57%) with a 10-min (30-min) timeout. Meanwhile, the estimated mean-time-to-failure (MTTF) is proportional to the area (A) and clock frequency and inversely proportional to the fault rate, which in turn is proportional to the number of faulty paths . We get as follows: MTTF (15) Since our retiming preserves the area (in-place retiming) and clock frequency (min-time retiming), MTTF is approximately inversely proportional to the number of faulty paths. The proposed retiming is able to improve MTTF for the minimum clock period by 96% (131%) with a 10-min (30-min) timeout on average.
D. Faulty Path Reduction for Deterministic SET
E. Faulty Path Reduction for Variational SETs
In this experiment, we used two kinds of SET pulses with the characteristics in Table I . As shown in Table IV , our proposed SaR algorithm effectively deals with the variational SET mitigation problem and improves MTTF by 78% (115%) for the minimum clock period constraint with a 10-min (30-min) timeout. Compared to the case with deterministic SET, faulty path reduction via retiming for variational SETs slightly decreases caused by the increase of the number of ILP formulation constraints.
F. Reliability Versus Performance
The above experiments have already proved the effectiveness and efficiency of SaR for SET mitigation. Moreover, we also investigated the tradeoff between reliability (MFFT) and performance (clock frequency). Table V shows faulty path reduction with various relaxation of the timing constraints, i.e., allowing 0.2X and 0.5X minimal clock period increase after SaR respectively. Intuitively, the retiming with a relaxed clock constraint searches larger solution space and reduces more faulty paths, which is confirmed by Table V . It illustrates that about 70% of more faulty path reduction is obtained when 50% delay increase is allowed. Nevertheless, delay will decease clock frequency, to which MTTF is proportional according to (15) . Our experimental results show that the increasing of system delay overwhelms the faulty path reduction and makes MTTF worse ultimately.
VII. CONCLUSION AND FUTURE WORK
We have presented SaR, an SET-aware retiming. The broadening and attenuation effects during the propagation of an SETinduced signal are modeled and linked to the topology (i.e., the distribution of combinational paths) of a circuit. Based on this model, the retiming problem considering variational SETs (i.e., SETs with different durations) is formulated as an integer linear programming (ILP) problem and solved by a progressive ILP algorithm. Tested on ISCAS89 benchmarks, our SaR improves MTTF by 78% with a 10-min time limit for variational SETs without performance and area penalty. In the future, we will take logic masking [47] into consideration for less conservative fault models.
